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Abstract
The trigger systems of the LHC detectors play a crucial role in determining the physics capabilities of the experi-
ments. A reduction of several orders of magnitude of the event rate is needed to reach values compatible with detector
readout, oﬄine storage and analysis capability. The CMS experiment has been designed with a two-level trigger
system: the Level-1 Trigger (L1), implemented on custom-designed electronics, and the High Level Trigger (HLT),
a streamlined version of the CMS oﬄine reconstruction software running on a computer farm. Both systems need
to provide an eﬃcient and fast selection of events, to keep the average write-out rate below 1 kHz. For Run II, the
doubling of both the center of mass energy to 13 TeV and the collision rate to 40 MHz, will imply increased cross
sections and out-of-time pile-up. We will present the improvements brought to both L1 and HLT strategies to meet
those new challenges.
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1. Introduction
The CMS experiment [1] has been designed with a
two-level trigger system to select events online: the
Level-1 Trigger (L1), implemented on custom-designed
electronics, and the High Level Trigger (HLT), a stream-
lined version of the CMS oﬄine reconstruction software
running on a computer farm. The detector readout elec-
tronics limit the L1 rate to no more than 100 kHz out
of a maximum 40 MHz beam crossing rate, with a la-
tency of 4 μs. The HLT further reduces the event rate to
a target average of 1 kHz for Run II of the LHC.
The expected trigger rates for Run II are driven by
the increase in luminosity (to 1.4 × 1034 Hz/cm2), the
center-of-mass energy, and by higher pile-up (collisions
per beam crossing). Very roughly, the expected lumi-
nosity and energy increase would lead to a factor of
∼4 increase in trigger rates. Nevertheless, the physics
program compels us to maintain sensitivity for elec-
troweak scale physics and for TeV scale searches similar
to that of LHC Run 1. The CMS Collaboration will mit-
igate the L1 Trigger rates with an upgrade to improve
electron/photon (e/γ) and τ cluster footprints and isola-
tion, muon pT resolution and muon isolation, jets with
pile-up energy subtraction, and increased sophistication
in the L1 trigger menu (number of individual triggers,
complexity of multi-object selections). The trigger rates
in the HLT and the CPU consumption time of the algo-
rithms are mitigated by improving the tracking perfor-
mance, object reconstruction, and isolation.
2. L1 Upgrade
The focus of the L1 upgrade, which is described in
more detail in [2], is to preserve sensitivity for elec-
troweak scale physics and for TeV scale searches sim-
ilar to what was achieved before LS1. It will address
this by improving the isolation of electrons, photons,
and muons; improving the identiﬁcation of hadronic tau
decays; improving the muon pT resolution; improving
jet-ﬁnding with pile-up energy subtraction; and oﬀering
a global trigger menu with a greater number of triggers
and with more sophisticated relations between the in-
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Figure 1: Dataﬂow for the upgraded Level-1 calorimeter trigger show-
ing the upgraded trigger (right) running in parallel with the current
trigger (left) during commissioning.
put objects (e.g. invariant mass). The electronics de-
sign will be based on the Micro-TCA telecommunica-
tions architecture with state-of-the-art Virtex-7 FPGAs
from Xilinx, Inc. and optical links operating at up to
10 Gbps, oﬀering much improved ﬂexibility compared
to the current trigger system. In order to ensure high-
eﬃciency data-taking for CMS at all times we have de-
veloped an upgrade plan such that the upgraded trigger
may be commissioned in parallel with the current trig-
ger before becoming the baseline for CMS.
The overall schedule for the upgrade foresees paral-
lel commissioning during the LHC restart after LS1 in
2015, which necessitates the installation of signal split-
ters during LS1. The upgraded trigger system is planned
to be available for CMS data taking from the start of the
2016 LHC run.
2.1. Calorimeter Trigger Upgrade
Figure 1 shows how the splitting of ECAL and HCAL
signals will occur between new and old trigger systems
in order to duplicate the trigger data and allow the de-
velopment of the upgraded trigger in parallel with run-
ning the current trigger. The splitting of the HCAL sig-
nals will be achieved with optical ﬁber splitting before
the HCAL trigger and readout electronics. The ECAL
electronics requires new mezzanine cards to convert the
output to optical format and to duplicate the data. The
status of the ECAL mezzanine card project as of July
2014 is that the production of about 650 transmitter and
receiver modules each is done along with their instal-
lation and cabling, and commissioning of the system is
underway.
The upgraded calorimeter trigger system is com-
prised of two layers of processors based on Xilinx
Virtex-7 FPGAs and fast (10 Gbps) optical links, which
allow the full granularity of the input trigger data to be
used by all the algorithms (the tower size in the central
Figure 2: The time multiplexing architecture of the L1 calorimeter
trigger upgrade. Data from a complete event ﬂows from the ﬁrst layer
(top) to a second layer (bottom).
region of the calorimeters is Δη×Δφ = 0.0875×0.0875).
This results in much improved position resolution and
improved energy resolution. The experience of higher-
than-design pile-up already in 2012 motivates the inclu-
sion of a pile-up energy subtraction algorithm in the
upgraded calorimeter trigger. The pile-up estimation
would be applied to the jets and also to the lepton iso-
lation energies and energy sum quantities. A similar
algorithm would be run for heavy-ion collisions to sub-
tract the underlying event energy to have an eﬀective jet
trigger.
Our baseline for the calorimeter trigger architecture,
known as time multiplexing, is akin conceptually to
the computer-based High Level Trigger, with a num-
ber of parallel nodes that each process complete indi-
vidual events in parallel. This concept has been proven
in laboratory demonstrations, and allows the algorithms
access to the global calorimeter data at full granular-
ity. The electronic processor design for the ﬁrst layer of
processing, referred to as the CTP7, must receive data
from the calorimeters for preclustering and formatting.
It is in the prototyping stage and has been tested suc-
cessfully with inputs from the ECAL and HCAL elec-
tronics at bandwidths of 4.8 and 6.4 Gbps and its output
at 10 Gbps to the second layer electronics. Production
is scheduled for the fourth quarter of 2014. The design
of the second layer card, known as MP7, performs the
global calorimeter trigger algorithms and is in the pro-
duction stage with initial samples already delivered. It
is symmetric with 72 input and 72 output optical links
operating at 10 Gbps.
A limited, early deployment of the calorimeter trigger
upgrade is foreseen for 2015 for the heavy-ion run and
for the high pile-up and luminosity we can expect in pp
D. Acosta / Nuclear and Particle Physics Proceedings 273–275 (2016) 1008–1013 1009
collisions. The copper outputs of the legacy Regional
Calorimeter Trigger are converted to 10 Gbps optical
signals with new electronics that can drive a couple of
new Layer-2 MP7 processors. The algorithms running
on the MP7 cards will provide a better tau trigger, jet
pile-up energy subtraction, and electron isolation with
pile-up energy subtraction. To date the new optical in-
terfaces have been successfully tested and production is
launched. Firmware development is in progress.
2.2. Muon Trigger Upgrade
The muon trigger upgrade will move the redundancy
of the three muon detection systems earlier into the trig-
ger processing chain in order to obtain a higher perfor-
mance trigger with higher eﬃciency and better rate re-
duction. Recognizing that every additional hit along a
muon trajectory further improves the fake rejection and
muon momentum measurement, the upgrade seeks to
combine muon hits at the input stage to theMuon Track-
Finder layer unlike the current trigger system that com-
bines the muons only after tracking. This new Muon
Track-Finder will ultimately replace the separate track-
ﬁnders for the DT and CSC muon triggers as well as
the RPC pattern comparator (PAC) trigger. However,
in addition to combining data from multiple muon sys-
tems in the same processors, more robust and sophis-
ticated algorithms will be applied that are tolerant of
the increased pile-up and that make better use of the
data from each muon system in the track-ﬁnding and pT
measurement. A schematic of the muon trigger upgrade
is shown in Fig. 3.
As with the calorimeter trigger, the trigger signals
from the muon detectors will be split to run the upgrade
in parallel with the legacy system. At the same time, the
data will be concentrated into higher bandwidths and
fanned-out to share signals across processing sectors for
eﬃcient coverage across boundaries. For the CSC sys-
tem, new mezzanine cards for this purpose have been
produced and are ready to be installed in the experimen-
tal cavern. For the DT and RPC muon systems, proto-
type concentrator and active fan-out modules have been
produced and are under test.
A specialized Micro-TCA processing card known as
the MTF7 has been designed for the forward regions
of the muon trigger that combines a 1 GB bank of fast
memory with a Xilinx Virtex-7 FPGA. The memory
is used as a large look-up table for the pT assignment
based on the angular deﬂections of the track segments
between measurement stations. The design is modu-
lar with separate modules for optical link reception and
processing. The memory is implemented as a mezza-
nine card on the processing module. Prototypes of all
Figure 3: Dataﬂow for the upgraded Level-1 muon trigger.
components have been built and tested at input and out-
put bandwidths from 1.6 to 10 Gbps. Production is
scheduled to begin in the fourth quarter of 2014. The
MP7 card design is planned to be used for the central
region of the muon trigger where the magnetic deﬂec-
tion is simpler.
The output of the track-ﬁnding processing modules
are sent to an upgrade of the Global Muon Trigger
that sorts and merges up to 108 muon candidates from
all processors (removing a dedicated sorting layer in
the current trigger system) and applies isolation from
the calorimeter energy sent from the calorimeter trig-
ger. The target platform is the MP7 card used in the
calorimeter trigger, and the baseline algorithm ﬁrmware
for it has been developed.
2.3. Global Trigger Upgrade
The current Global Trigger (GT) allows for 128 algo-
rithms for physics data-taking to contribute to the over-
all trigger decision for the experiment. The upgrade will
relax the constraint on the number of algorithms and al-
low CMS to use the trigger bandwidth more ﬂexibly.
The upgraded GT also will receive more candidate ob-
jects (muons, jets, electrons, etc.) from the calorimeter
and muon triggers. The baseline is twice as many as
the current system. The objects will also be of higher
resolution and dynamic range, with improved measure-
ments of pT, and in the case of the calorimeter objects
with improved position resolution. This improvement
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Figure 4: Example L1 trigger menu with and without the L1 upgrade
for LHC operation at
√
s = 14 TeV and L = 2.2 × 1034 Hz/cm2.
will allow higher precision spatial correlations to be cal-
culated in the GT, which facilitates invariant mass cal-
culations, Vector Boson Fusion topological conditions,
and soft muon b-tagging through the matching of muons
with jets. In general with these improvements the GT
will be able to implement richer Level-1 Trigger menus
that better match those implemented in software at the
High Level Trigger. The target hardware platform for
the GT is the MP7 processor from the calorimeter trig-
ger design.
2.4. Performance
The improvements in the algorithms from the L1 up-
grade allow for reduced trigger thresholds. Figure 4
from [2] shows the expected reduction in the thresh-
olds from the current system for a luminosity of 2.2 ×
1034 Hz/cm2. In particular the isolated single electron
and muon triggers are expected to have thresholds of
roughly 30 and 20 GeV, respectively. The trigger for
selecting hadronic tau decays will be signiﬁcantly im-
proved over the current system, and Fig. 5 shows the
improvement in the turn-on eﬃciency with a compara-
ble or reduced trigger rate.
3. HLT Improvements
The HLT runs a streamlined version of the CMS soft-
ware used for oﬄine reconstruction on a large computer
farm, as already noted. In preparation for Run II of the
LHC, which will have signiﬁcantly higher pile-up (of
order 50 collisions per beam crossing), improvements
have been made to the software algorithms to improve
their eﬃciency and overall CPU processing time.
The HLT uses regional tracking of strip and pixel hits
in an iterative approach for diﬀerent track categories.
In order to mitigate the eﬀects from pile-up, the CPU
Figure 5: Eﬃciency of the current and upgraded L1 tau trigger algo-
rithms for a threshold of ET = 30 GeV as measured from data taken
at
√
s = 8 TeV.
processing time has been reduced through: code opti-
mization, application of the primary vertex constraint in
all iterations, optimization of regional pT cuts, and re-
moval of the last two tracking iterations (of ﬁve) except
for displaced-track triggers. Figure 6 shows the itera-
tive tracking time as a function of the number of pile-
up vertices after step-wise application of the improve-
ments. Overall a four-fold improvement is observed in
the CPU time. The improvement in the iterative track-
ing also leads to improvement in the HLT b-tagging dis-
criminant, where a 15% reduction in the CPU time of
the algorithm is estimated from a simulated top-antitop
sample.
Signiﬁcant improvements have been made to the fast
pixel primary vertex ﬁnding algorithm, which works
from pixel clusters before the iterative track reconstruc-
tion is performed. The pseudorapidity range of the con-
sidered jets has been extended, and pixel clusters are
weighted based on their size. Figure 7 shows the eﬃ-
ciency as a function of pseudorapidity for the new algo-
rithm and the 2012 algorithm. A 10% overall improve-
ment is observed.
A new algorithm used to form electron superclusters
(electron and bremsstrahlung energy deposits) has been
created using particle ﬂow objects built from tracks and
ECAL and HCAL energy deposits. The energy resolu-
tion of the superclusters is improved by approximately
25% over the range 20 < ET < 50 GeV.
Additionally, a new isolation variable has been built
from particle ﬂow objects, including pile-up energy sub-
traction. Figure 8 shows electron isolation performance
curves of the signal eﬃciency vs. background eﬃciency
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Figure 6: The CPU processing time for the HLT iterative tracking
algorithm as a function of the number of pile-up vertices after suc-
cessive improvements as measured from a data sample recorded at√
s = 8 TeV.
Figure 7: Eﬃciency versus pseudorapidity to reconstruct the primary
collision vertex using the fast pixel algorithm for both the improved
and the previous algorithms from a simulated sample of Higgs decays
to bb.
Figure 8: Signal versus eﬃciency ROC curves for HLT electron iso-
lation as applied during 2012 data-taking and with particle ﬂow im-
provements for 2015, separately for barrel and endcap regions.
of the new algorithm versus that used in 2012, sepa-
rately for the barrel and endcap regions. For the same
signal eﬃciency, 30% better background rejection can
be achieved with the new isolation algorithm. The eﬃ-
ciency is also more stable with respect to the number of
pile-up collisions.
The HLT muon track reconstruction and isolation
also has been improved. As Fig. 9 shows, the eﬃ-
ciency of muon reconstruction is ﬂatter with respect to
the number of pile-up collisions. The rate increment
is only 4.3% for isolated muons with pT larger than
24 GeV. Furthermore, a very loose track-based isola-
tion cut can be applied to both legs of a dimuon trigger,
where a 56% rate reduction can be achieved for less than
1% ineﬃciency.
4. Summary
The L1 Trigger upgrade project is well underway,
with a considerable portion of the hardware in pro-
duction and the rest successfully prototyped and ready
to commence production within 2014. The perfor-
mance will be signiﬁcantly improved for Run II. The
High Level Trigger algorithms are also signiﬁcantly im-
proved for Run II. The iterative tracking CPU timing has
been dramatically reduced without compromising per-
formance, which will beneﬁt many triggers using track-
ing. Lepton isolation is also improved, with better pile-
up dependence. Trigger menus for 2015 LHC opera-
tions at 13 TeV are currently in progress.
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Figure 9: The eﬃciency of the HLT muon reconstruction algorithm
as a function of the number of reconstructed pile-up vertices for the
2012 algorithm and for two conﬁgurations of improvements for 2015.
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